


STANDARD CODE ASSIGNMENT CHART

Illustrated using a Logic "0" on the Data and Strobe Invert Input (Pin 20) and the Parity Invert Input (Pin 6).

NOTE 1: This code is an 8 bit ASCII code (B1-B8). Output B9 is included as an odd parity bit operating on outputs B1-B7

EXAMPLE



TRUTH TABLES

**DATA (B1-B8) INVERT TRUTH TABLE**

DATA AND STROBE INVERT INPUT (PIN 20)	CODE ASSIGNMENT CHART	DATA OUTPUTS (B1-B8)
1	1	0
0	1	1
1	0	1
0	0	0

**PARITY INVERT TRUTH TABLE**

PARITY INVERT INPUT (PIN 6)	CODE ASSIGNMENT CHART	PARITY OUTPUT (PIN 7)
1	1	0
0	1	1
1	0	1
0	0	0

**STROBE INVERT TRUTH TABLE**

DATA AND STROBE INVERT INPUT (PIN 20)	INTERNAL STROBE	STROBE OUTPUT (PIN 16)
1	1	0
0	0	0
1	0	1
0	1	1

MODE SELECTION

0000	N
0001	S
0010	C
0011	C

AY-5-3600

Keyboard Encoder


FEATURES

- One integrated circuit required for complete keyboard assembly.
- N key rollover or lock out operation
- Quad mode operation
- Lock out/rollover selection under external control (option)
- Self-contained or slave oscillator circuit.
- 10 output data bits available.
- Outputs directly compatible with TTL/DTL or MOS logic arrays.
- Output data buffer register included
- Output enable provided (option).
- External data complement control provided (option).
- Pulse or level data ready output signal provided (option).
- "Any Key Down" output provided (option).
- Externally controlled delay network provided to eliminate the effect of contact bounce.
- Programmable coding with a single mask change.
- Static charge protection on all input and output terminals.
- Entire circuit protected by a layer of glass passivation.


DESCRIPTION

The General Instrument AY-5-3600 is a Keyboard Encoder containing a 3600 bit, Read Only Memory and all the logic necessary to encode single pole single throw keyboard closures into a usable 10 bit code. Data, Any Key Down and Data Ready outputs are directly compatible with TTL/DTL or MOS logic arrays without the need for any special interface components. The AY-5-3600 is fabricated with MINS technology and contains 5000 P channel enhancement mode transistors on a single monolithic chip.

PIN CONFIGURATION  
40 LEAD DUAL IN LINE



BLOCK DIAGRAM



### CUSTOM CODING INFORMATION

The custom coding information for General Instrument's AY-5-3600 Keyboard Encoder ROM should be transmitted to General Instrument in the form of 80 column punched cards. Each ROM pattern requires 92 cards (1 title card, 1 circuit option card and 90 ROM pattern cards). (See Note 1)

If it is not possible to supply punched cards, then the Truth Table should be completed (See Note 1). However, there would be a

substantial savings in both the coding charge and turn-around time if punched cards were used. Upon receipt of the punched cards or the Truth Table, General Instrument will prepare a computer-generated Truth Table which will be returned to the user for verification.

NOTE 1: Card and Truth Table format available upon request.

### PIN OPTIONS

Pins 6-40 of the AY-5-3600 are permanently assigned. The functions assigned to pins 1-5 depend on which functional options are selected from the following:

- External Clock**  
—requires one package pin to input an external clock source.
- Internal Oscillator**  
—requires three package pins interconnected with an external RC network to develop the clock required.
- Lockout/rollover (LO/RO)**  
—requires one package pin to externally select N-Key Lockout or N-Key Rollover. LO = +5V, RO = GND.
- Complement Control (CC)**  
—requires one package pin to externally control the logic state of the data bits (B1-B10) and, if required, the Data Ready output.

- Chip Enable (CE)**  
—requires one package pin to control the data bits (B1-B10) and, if required, the Data Ready and Any Key Output.
- Any Key Output (AKO)**  
—requires one package pin to indicate a key depression.
- Output Data Bit 10 (B10)**  
—requires one package pin when ten data bits are required to encode each key.

Select the pin options desired:  
External Clock + 4 of the following functions  
OR  
Internal Oscillator + 2 of the following functions  
LO/RO, CC, CE, AKO, BIO

The following chart lists the pin assignments according to the functions selected above:

PIN 1	PIN 2	PIN 3	PIN 4	PIN 5
External Clock	LO/RO	CC	CE	AKO
External Clock	LO/RO	CC	CE	BIO
External Clock	LO/RO	CC	AKO	BIO
External Clock	LO/RO	CE	AKO	BIO
External Clock	CC	CE	AKO	BIO
Internal Oscillator			LO/RO	CC
			LO/RO	CE
			LO/RO	AKO
			LO/RO	BIO
			CC	CE
			CC	AKO
			CC	BIO
			CE	AKO
			CE	BIO
			AKO	BIO

### ELECTRICAL CHARACTERISTICS

#### Maximum Ratings\*

$V_{DD}$ and $V_{DD}$ (with respect to $V_{CC}$ )	-20V to +0.3V
Logic input voltages (with respect to $V_{CC}$ )	-20V to +0.3V
Storage Temperature	-55°C to +150°C
Operating Temperature Range	0°C to +70°C

#### Standard Conditions (unless otherwise noted)

$V_{CC}$  = +5 Volts  $\pm 0.5$  Volts  
 $V_{DD}$  = -12 Volts  $\pm 1.0$  Volts,  $V_{DD}$  = GND  
 $V_{CC}$  = Substrate Voltage  
 Operating Temperature ( $T_A$ ) = 0°C to +70°C

\*Exceeding these ratings could cause permanent damage. Functional operation of this device at these conditions is not implied—operating ranges are specified below.

### ELECTRICAL CHARACTERISTICS

Characteristics	Sym	Min	Typ**	Max	Units	Conditions
<b>Clock Frequency</b>	f	10	50	100	KHz	See Block diagram footnote* for typical R-C values
<b>External Clock Width</b>		7	—	—	$\mu$ s	
<b>Data &amp; Clock Input</b> (Shift, Control, Complement Control, Lockout/Rollover, Chip Enable & External Clock)						
Logic "0" Level	$V_{i0}$	$V_{DD}$	—	+0.8	V	
Logic "1" Level	$V_{i1}$	$V_{CC}-1.5$	—	$V_{CC}+0.3$	V	
Shift & Control Input Current	$I_{sc}$	75	95	120	$\mu$ A	$V_i = +5V$
<b>X Output (<math>X_0</math>-<math>X_9</math>)</b> Logic "1" Output Current	$I_{x1}$	40 600 900 1500 3000	170 1300 1600 3800 6000	400 2500 3500 6000 10000	$\mu$ A	$V_{OUT} = V_{CC}$ (See Note 2) $V_{OUT} = V_{CC}-1.3V$ $V_{OUT} = V_{CC}-2.0V$ $V_{OUT} = V_{CC}-5V$ $V_{OUT} = V_{CC}-10V$
Logic "0" Output Current	$I_{x0}$	8 6 5 2 —	15 11 10 5 0.5	50 35 30 15 5	$\mu$ A	$V_{OUT} = V_{CC}$ $V_{OUT} = V_{CC}-1.3V$ $V_{OUT} = V_{CC}-2.0V$ $V_{OUT} = V_{CC}-5V$ $V_{OUT} = V_{CC}-10V$
<b>Y Input (<math>Y_0</math>-<math>Y_9</math>)</b> Trip Level	$V_{Y}$	$V_{CC}-5$	$V_{CC}-3$	$V_{CC}-2$	V	Y Input Going Positive (See Note 2) (See Note 1)
Hysteresis	$\Delta V_Y$	0.5	0.9	1.4	V	
Selected Y Input Current	$I_{Ys}$	18 14 13 6 —	36 28 25 12 1	100 90 80 60 30	$\mu$ A	$V_{IN} = V_{CC}$ $V_{IN} = V_{CC}-1.3V$ $V_{IN} = V_{CC}-2.0V$ $V_{IN} = V_{CC}-5V$ $V_{IN} = V_{CC}-10V$
Unselected Y Input Current	$I_{YU}$	8 7 6 3 —	18 14 13 6 0.5	50 45 40 30 15	$\mu$ A	$V_{IN} = V_{CC}$ $V_{IN} = V_{CC}-1.3V$ $V_{IN} = V_{CC}-2.0V$ $V_{IN} = V_{CC}-5V$ $V_{IN} = V_{CC}-10V$
<b>Input Capacitance</b> X-Y Precharge Characteristics	$C_{IN}$	—	3	10	pF	at 0V (All Inputs)
Characteristics	$\phi_P$	1500 200	3500 600	5000 1500	$\mu$ A	$V = V_{CC}$ $V = V_{CC}-5$ (See Note 2)
<b>Switch Characteristics</b> Minimum Switch Closure Contact Closure Resistance	— — $Z_{CC}$ $Z_{CO}$	— — — $1 \times 10^7$	— — — —	— — 300 —	$\Omega$ $\Omega$	See Timing Diagram
<b>Strobe Delay</b> Trip Level (Pin 31) Hysteresis Quiescent Voltage (Pin 31)	$V_{st}$ $V_{st}$ $V_{st}$	$V_{CC}-4$ 0.5 -3	$V_{CC}-3$ 0.9 -5	$V_{CC}-2$ 1.4 -9	V V V	(See Note 1) With Internal Switched Resistor
<b>Data Output (B1-B10), Any Key Down Output, Data Ready</b> Logic "0" Logic "1"	— — —	— $V_{CC}-1$ $V_{CC}-2$	— — —	0.4 — —	V V V	$I_{O1} = 1.6$ mA $I_{O2} = 1.0$ mA $I_{OH} = 2.2$ mA
<b>Power</b> $I_{CC}$ $I_{DD}$	— — —	— — —	8 8	12 12	mA mA	$V_{CC} = +5V$ $V_{DD} = -12V$

\*\*Typical values are at +25°C and nominal voltages.

#### NOTE

- Hysteresis is defined as the amount of return required to unlatch an input.
- Precharge of X outputs and Y inputs occurs during each scanned clock cycle.

The AY-5-3600 contains (see Block Diagram), a 3800 bit ROM, 9-stage and 10-stage ring counters, a 10 bit comparator, timing circuitry, a 90 bit memory to store the location of encoded keys for n key rollover operation, an externally controllable delay network for eliminating the effect of contact bounce, an output data buffer, and TTL/DTL/MOS compatible output drivers.

The ROM portion of the chip is a 360 by 10 bit memory arranged into four 90-word by 10-bit groups. The appropriate levels on the Shift and Control Inputs selects one of the four 90-word groups; the 90-individual word locations are addressed by the two ring counters. Thus, the ROM address is formed by combining the Shift and Control Inputs with the two ring counters.

The external outputs of the 9-stage ring counter and the external inputs to the 10-bit comparator are wired to the keyboard to form an X-Y matrix with the 90-keyboard switches as the crosspoints. In the standby condition, when no key is depressed, the two ring counters are clocked and sequentially address the ROM, thereby scanning the key switches for key closures.

When a key is depressed, a single path is completed between one output of the 9-stage ring counter ( $X_0$  thru  $X_8$ ) and one input of the 10-bit comparator ( $Y_0$ - $Y_9$ ). After a number of clock cycles, a condition will occur where a level on the selected path to the comparator matches a level on the corresponding comparator input from the 10-stage ring counter.

#### N KEY ROLLOVER

— When a match occurs, and the key has not been encoded, the switch bounce delay network is enabled. If the key is still de-

pressed at the end of the selected delay time, the code for the depressed key is transferred to the output data buffer, the data ready signal appears, a one is stored in the encoded key memory and the scan sequence is resumed. If a match occurs at another key location, the sequence is repeated thus encoding the next key. If the match occurs for an already encoded key, the match is not recognized. The code of the last key encoded remains in the output data buffer.

#### N KEY LOCKOUT

— When a match occurs, the delay network is enabled. If the key is still depressed at the end of the selected delay time, the code for the depressed key is transferred to the output data buffer, the data ready signal appears and the remaining keys are locked out by halting the scan sequence. The scan sequence is resumed upon key release. The output data buffer stores the code of the last key encoded.

#### SPECIAL PATTERNS

— Since the selected coding of each key and all the options are defined during the manufacture of the chip, the coding and options can be changed to fit any particular application of the keyboard. Up to 360 codes of up to 10 bits can be programmed into the AY-5-3600 ROM covering most popular codes such as ASCII, EBCDIC, Selectric, etc., as well as many specialized codes. The ASCII code in conjunction with internal oscillator, 10 data outputs and any key down output, is available as a standard pattern (See Figure 2).

#### TIMING DIAGRAM





Fig.1

Fig.2 CONFIGURATION & CODE OF STANDARD ENCODER

#### OPTIONS PROVIDED WITH STANDARD ENCODER

- Device Marking: AY-5-3600
- Internal Oscillator on Pin Nos. 1, 2, 3.
- Any Key Output on Pin No. 4.
- Any Key Output True (Logic 1) During Key Depression.
- Output Data Bit B10 on Pin No. 5.
- N-Key Rollover Only.
- True Outputs Only.
- Pulse Data Ready Signal.
- Internal Resistor to  $V_{DD}$  on Shift/Control Pin.
- Plastic Package.

#### EXAMPLE



N = NORMAL MODE	MODE SELECTION
S = SHIFT MODE	$\bar{S} \bar{C} = N$
C = CONTROL MODE	$S \bar{C} = S$
SC = SHIFT CONTROL	$\bar{S} C = C$
■ = OUTPUT LOGIC "1" (SEE DATA B1-B10)	$S C = SC$
LOGIC "1" = $V_{CC}$	
LOGIC "0" = $V_{DD}$	



AY-5-3600-PRO

## Keyboard Encoder and PROM/EPROM Application

The AY-5-3600-PRO is pre-programmed during manufacture to provide specific yet simple binary coded outputs thus allowing the purchase of off-the-shelf devices (distributors, etc.). To enhance the device flexibility, the binary outputs have been organized to provide direct interface with a PROM/EPROM.



The PROM (Programmable Read Only Memory) permits the programming of the required output code in the factory or in the field within minutes, thus making it extremely suitable for small quantity, fast turnaround keyboard requirements. The EPROM (Erasable Programmable Read Only Memory) is ideally suited for prototyping, where patterns are quite variable, allowing the EPROM to be erased and reprogrammed repeatedly. Similar advantages are realized in the field where pattern changes are necessary in order to respond to redefined requirements or to subtle system peculiarities not previously encountered.

### Technical Description

The AY-5-3600-PRO is a binary coded MOS-LSI device programmed to furnish 360 unique 8-bit codes (90 keys x 4 modes x 9 bits). Option selections include such popular functions as Internal Oscillator, Lockout/Rollover and an Any Key Down output. For further, more explicit device characteristics refer to the preceding pages. The internal oscillator is a self contained (on-chip) circuit option which eliminates the need for any external clock source. For applications necessitating an external clock source the internal oscillator input pins may be utilized to function in the slave mode of operation. Lockout or Rollover is selectable via an input pin, thus allowing the versatility required on various keyboard applications. The Any Key Down output performs the function of a gating signal by acknowledging both a key depression and release, making it a convenient signal for use in a repeat application.

For ease of translation, each key is assigned an X-Y coordinate and, in turn, each X-Y coordinate has been identified with a

specific yet simple binary coded output. Two formats are described: the first for application with a 64 key 4 mode keyboard and the second for a 90 key 4 mode keyboard.

The 64 key 4 mode application as illustrated in Fig. 8 utilized keyboard encoder addresses X0 Y0 thru X6 Y3. A unique combination of one input (Y) and one output (X) is assigned to each key, for a total coverage of 64 keys. Binary coded outputs B2-B8 have been arranged to provide the necessary 8-bit address inputs to the PROM/EPROM, with B2 and B3 representing the variable mode identification and B4-B8 each specific key closure.


When a key is depressed a path is completed between one X line and one Y line thus addressing that specific X-Y ROM coordinate in the AY-5-3600-PRO. The 8-bit binary code for that X-Y location (ref. Truth Table page 14-15) is transferred into a one character 8-bit output latch (B2-B9) thus providing the appropriate 8-bit address to the 256x8 PROM/EPROM.

Expansion to a 90 key 4 mode operation (see Fig. 9) is identical to the 64 key 4 mode except: the 90 key 4 mode version utilizes the full complement of addresses X0 Y0 thru X8 Y9 (90 keys). The 8-bit binary code (B2-B9) previously produced to address the 256x8 PROM/EPROM is now expanded to a 9-bit binary code (B1-B9) for addressing to a 512x8 PROM/EPROM. With expansion to a 90 key 4 mode application outputs B1-B3 now serve as the variable mode identification.

The interface to a PROM/EPROM enables the custom programming of the required output data in the PROM/EPROM to directly coincide to the specific address inputs from the AY-5-3600-PRO. Any PROM whether it be bipolar, ultraviolet erasable or electrically alterable, may be employed to provide a wide variety of "off-the-shelf" keyboards. Once the keyboard assembly has gone beyond the prototyping stage, and assuming the quantity/cost permit, the PROM/EPROM data can be converted to the standard AY-5-3600 data format (ref. AY-5-3600 Custom Coding Information sheet) and produced in production quantities. This eliminates the PROM/EPROM expense while assuring the absence of undefined coding changes.

### Summary of Important Features

- Ability to deliver complete keyboard assemblies within days without sacrificing the features offered in the AY-5-3600 Keyboard Encoder.
- Ability to buy off-the-shelf devices (distributor, etc.)
- Ability to verify the specific pattern format using a PROM/EPROM prior to a "custom" encoder commitment.



NOTE: Output driver capable of driving one TTL load with no external resistor. Capable of driving two TTL loads using an external 6.8K $\Omega$  resistor to  $V_{DD}$ .

### TYPICAL CHARACTERISTIC CURVES




Fig. 4 STROBE DELAY vs.  $C_1$




Fig. 5 OSCILLATOR FREQUENCY vs.  $C_2$




Fig. 6 TYPICAL OUTPUT ON RESISTANCE ( $R_{DON}$ ) vs. GATE BIAS ( $V_{GS}$ )




Fig. 7 TYPICAL POWER CONSUMPTION (mW)